I'm currently trying to wrap my head around the datasheets for the PCM4222 and its evaluation board PCM4222EVM.
On this board, MCLK is derived directly (through a buffer) from the external word clock input when the clock source is set to EXT. When set to INT, two different VCOs at ~22 and ~24MHz are used which is much closer to what I would expect, frequency-wise.
When I scope the WC output of my audio interface, it's more or less a square wave with a frequency that matches the current sample rate, e.g. 44.1kHz. But according to the datasheet of the PCM4222, the MCLK is usually 128 or 256 times the sample rate which should be much higher in the MHz range (~5.6 or 11.2MHz in this case). LRCLK on the other hand matches the sample rate and as far as I can see there is a flip-flop (U21) that halves this to be used as SCKI.
So, how is it that this evaluation board works with an MCLK frequency that is much lower than needed? What am I missing?
On this board, MCLK is derived directly (through a buffer) from the external word clock input when the clock source is set to EXT. When set to INT, two different VCOs at ~22 and ~24MHz are used which is much closer to what I would expect, frequency-wise.
When I scope the WC output of my audio interface, it's more or less a square wave with a frequency that matches the current sample rate, e.g. 44.1kHz. But according to the datasheet of the PCM4222, the MCLK is usually 128 or 256 times the sample rate which should be much higher in the MHz range (~5.6 or 11.2MHz in this case). LRCLK on the other hand matches the sample rate and as far as I can see there is a flip-flop (U21) that halves this to be used as SCKI.
So, how is it that this evaluation board works with an MCLK frequency that is much lower than needed? What am I missing?